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technologyAbstract In the face of harsh natural environment applications such as earth-orbiting and deep
space satellites, underwater sea vehicles, strong electromagnetic interference and temperature stress,
the circuits faults appear easily. Circuit faults will inevitably lead to serious losses of availability or
impeded mission success without self-repair over the mission duration. Traditional fault-repair
methods based on redundant fault-tolerant technique are straightforward to implement, yet their
area, power and weight cost can be excessive. Moreover they utilize all plug-in or component level
circuits to realize redundant backup, such that their applicability is limited. Hence, a novel self-
repair technology based on evolvable hardware (EHW) and reparation balance technology
(RBT) is proposed. Its cost is low, and fault self-repair of various circuits and devices can be
realized through dynamic conﬁguration. Making full use of the fault signals, correcting circuit
can be found through EHW technique to realize the balance and compensation of the fault out-
put-signals. In this paper, the self-repair model was analyzed which based on EHW and RBT tech-
nique, the speciﬁc self-repair strategy was studied, the corresponding self-repair circuit fault system
was designed, and the typical faults were simulated and analyzed which combined with the actual
electronic devices. Simulation results demonstrated that the proposed fault self-repair strategy was
feasible. Compared to traditional techniques, fault self-repair based on EHW consumes fewer
hardware resources, and the scope of fault self-repair was expanded signiﬁcantly.
ª 2014 Production and hosting by Elsevier Ltd. on behalf of CSAA & BUAA.
Open access under CC BY-NC-ND license.1. Introduction
With the development of the information technology and the
electronic systems, which are mainly composed of large-scale
integrated (LSI) and the very large scale integrated (VLSI) cir-
cuit with the ﬁeld programmable gate array (FPGA) as their
core component, are widely used in electronic equipments.1–4
Facing complex nature environment, such as dust, high and
low temperature, strong electromagnetic scenes, the perfor-
mance of digital integrated circuit in these electronic systems
1212 J. Zhang et al.will be affected. The electronic systems will degrade, malfunc-
tion, or even cause signiﬁcant casualties and property losses.1–3
After being designed and produced, the traditional circuit
structure of electronic equipment is ﬁxed, and cannot be chan-
ged.1–3 It is simple to implement the traditional redundant
fault-tolerant technology based on fault self-repair technology,
but the implementation cost is high and could not achieve
redundancy backup for all plug-in or component level circuits,
which limits its application in fault self-repair.5–7 It is very
important to further improve the survivability of the electronic
system in harsh environments, and ensure the digital system
could work normally and lastingly.8,9 New methods of fault
self-repair needs to be explored to solve these problems.
Based on evolvable hardware (EHW) and reparation bal-
ance technology (RBT), a new fault self-repair technology is
proposed. The evolutionary algorithm (EA) is used as tool of
combinational optimization and global search of EHW.10–12
Through EHW evolves simulation expecting function of the
circuit and the system structure, and makes full use of the
advantages of the technique of EHW, such as robustness,
self-organizing, self-adaptive.11–15 By making full use of the
fault signal, a correcting circuit through EHW technology is
found to realize the balance of compensation of the fault signal
output. This technology of fault self-repair strategy is different
from the existing references.1,4,7,8,15 It can realize self-repair of
multi-cell circuit fault dynamically, and is not limited to a cer-
tain kink of circuit.2. Basic theory of EHW and RBT
2.1. Basic theory of EHW
EA is used as tool of combinational optimization and global
search of EHW.11,14–16 The circuit and system structure can
be obtained by simulating evolution.15–18 The chromosome
coding of EAs are the structure of the programmable devices
bit string, which can ﬁnd better circuit structure.11,14,18–20
The evolution process is shown in Fig. 1.11
EHW has a good feature of robustness, self-organizing and
self-adaptive. Its formula is Evolutionary Algorithms +
Programmable Logic Devices = Evolvable Hardware,10,11,18–20
that is EAs + PLDs = EHW.
In the ﬁeld of fault self-repair, redundancy design is
adopted to realize the fault self-repair in the existing refer-
ences, while the application of fault self-repair based on
EHW is absent.1–3 Many references studied fault diagnosis
technique and EHW separately, and their fusion applications
failed to implement.10,14 Although some references usedFig. 1 Basic theory schemEHW technique to realize fault self-repair, the fault self-repair
mechanism was not researched clearly.21–23
2.2. Basic theory of RBT
RBT is deﬁned as follows. When the circuit output response is
not consistent with the expected output, the original fault
output-signals can be corrected through the additional rectiﬁ-
cation circuit (RTC) in output ports, so the expected output
response can be obtained.
RTC is the abbreviation of rectiﬁcation circuit. It can deal
the fault signal directly, and it is the core of the RBT. The
examples of RTC are shown in Section 3.2.
The fault self-repair strategy based on EHW and RBT
include two parts: one part is state self-repair and the other
is fault self-repair. This paper mainly studies the fault self-
repair.
The evolved circuits have smaller scale at present, and the
divide and rule technique is usually used in evolving large scale
circuits. Its main idea is that the large scale circuits are decom-
posed into smaller circuit, and then the decomposed circuits
are evolved. The problem of evolving large scale circuits has
been the hot issue home and abroad. However, it is not the
core of this paper.
3. RBT model and self-repair strategy analysis
3.1. RBT model
In order to analyze the fault self-repair strategy based on EHW
and RBT effectively, it is necessary to model the self-repair
fault. The response of normal circuit system is shown in
Fig. 2(a), the equation Y= X  H(X) can be gotten. ‘‘’’is an
operator, but it is not limited to additional subtraction, multi-
plication and division, it usually includes AND, OR, NOT,
XOR, and NOR of digital circuit.
After faults appear in the system response H(X), the system
response will be changed from H(X) to H1(X). Here our con-
cern is whether the fault exists or not, while the speciﬁc kind
of the faults is not our concern. As shown in Fig. 2(b), when
the output is changed from Y to Y1, Y1 does not conform to
the input-signal requirements of next level circuit. At this time,
the fault system response H1(X) needs to be compensated and
balanced. Through real-time detecting states, the faults charac-
teristics can be recorded. According to these characteristics,
the corresponding compensation balance circuit can be
designed by EA, and the self-repair of fault circuit can be
realized.e of evolvable hardware.
Fig. 2 Block diagram of two kinds of system responses.
Fault self-repair strategy based on evolvable hardware and reparation balance technology 1213The fault circuits are considered as black-boxes, only the
inputs and outputs are concerned. If the inputs/outputs of
working circuit are not consistent with the expectations, the
fault can be judged. Here EHW is used in fault self-repair,
which can take use of its self-organizing and self-adaptive
characters.
According to the fault characteristics of the electronic cir-
cuit, the research on fault self-repair strategy based on EHW
and RBT can be divided into two parts. One is joining the ori-
ginal input-states to guide the output fault signal to implement
fault self-repair, the other is fault self-repair strategy regardless
of the original input-states which means fault signal is pro-
cessed directly at this time. Such as frequency division, ﬁlter-
ing, shift, and so on. The principle block diagrams are
shown in Fig. 3.
H0(X) is the system response of RTC. Fault self-repair asso-
ciated with the input-states can be explained as follows. The
fault output states can be divided by the input-states. X and
Y1 are input to the offset balance circuit, so that the correct
output Y can be obtained, the fault can be repaired. The
scheme diagram is shown in Fig. 3(a).
Fault self-repair regardless of the input-states can be
explained as follow. The input-states of X are not necessary
to divide the fault output-states of Y1. The fault can be
repaired just by inputting Y1 to the offset balance circuit.
The scheme diagram is shown in Fig. 3(b).
The difference between Fig. 3(a) and (b) is whether there is
introduction of the original input X in the system response
H0(X). The common target is achieving the fault system
response output compensation balance, so that fault self-repair
can be realized.
The Eqs. (1) and (2) can be gotten from Fig. 3(a) and (b).
Y ¼ X H1ðXÞ H0ðXÞ ð1Þ
That is
HðXÞ ¼ H1ðXÞ H0ðXÞ ð2Þ
The output response is still Y at this time.Fig. 3 Fault self-repair block diagram.As for the ﬁrst kind of fault self-repair strategy related to
the input, signal ‘‘1’’ and ‘‘0’’ can be generated by n input sig-
nals. XOR operation can be executed between ‘‘0 or 1’’ and the
original fault circuit output-signal, and the normal output can
be gotten. Fault self-repair can be achieved by making full use
of the Eq. (3). If a circuit contains n inputs, and f (x1, x2, . . .,
xn) represents the corresponding output, the same conclusion
will be gotten as follows.
fðx1; x2; . . . ; xnÞ  0 ¼ fðx1; x2; . . . ; xnÞ
fðx1; x2; . . . ; xnÞ  1 ¼ fðx1; x2; . . . ; xnÞ

ð3Þ
where ‘‘’’ is exclusive-OR operator.
Using input signals can identify the time which output-
signals needs to be balanced and compensated. The instance
simulation will be analysis in Section 5.
For the second strategy of RBT fault self-repair based on
regardless of input-states, when the system response is an
electric wave signal, and a series jamming signal exists in
a complex electromagnetic environment, the compensation
circuit realized by RBT which is an adaptive ﬁlter. It can
ﬁlter the interference signal, the normal signal can be
obtained and fault self-repair can be realized. As compensa-
tion balance circuit does not introduce the original input-
signals to conﬁrm fault location, just related to the fault
system output-signals. The instance simulation will be
analyzed in Section 6.
3.2. RTC theory
The digital circuits can be divided into two parts, including
combinational logic circuits and sequential circuits. Their fault
self-repair technology based on EHW and RBT will be differ-
ent, and the functions of RTC have small differences. Now the
RTC theory will be explained as follows.
Example 1. Three-input majority voter is selected from com-
binational logic circuits. The truth table of fault circuit is
shown in Table 1. When the input signals are ‘‘011’’ and
‘‘111’’, the output signals are wrong.
According to the RBT model of Section 3.1, the RTC
truth table can be obtained in Table 2 by using the Eq. (3).
Fig. 4 is the RTC circuit. The simpliﬁcation of Fig. 4 is shown
in Fig. 5.
Fig. 6 has shown a complete fault self-repair circuit system.
The RTC circuit is contained in RBT, in other words,
RTC+ XOR= RBT.Table 1 Truth table of fault circuit.
Inputs Output
a b c y
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 0
Fig. 4 RTC circuit.
Fig. 5 Best simple RTC of example.
Table 2 Truth table of RTC.
Inputs Output
a b c y
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 1
1214 J. Zhang et al.Example 2. The RTC of some sequential circuits can also be
used as Example 1, and the RTC is parts of RBT. The
sequential circuits have corresponding clock signals. When
faults occurred in a sequential circuit, through the clock signal,
corresponding fault output information and the Eq. (3), the
RTC can be obtained.
The input-signals of RTC cannot be the fault circuit input-
signals. They can be selected from the entire circuit system.
However, the same sequence must be ensured.
However, another solution will be proposed when faults
exist in some sequential circuits. The Fig. 7 is an example for
analysis. 10 MHz (Output 1) and 20 MHz (Output 2) signals
can be produced when the circuit worked normally. When
10 MHz signal cannot be gotten, so fault is existed in circuit.
At this time, 10 MHz signal can be obtained throughFig. 6 Fault self-repair circuit of Example 1 based on RBT.
Fig. 7 Fault circuit of Example 2.frequency dividing 20 MHz signal under the condition of same
sequential. The new obtained 10 MHz signal and the original
signal must have same sequential.
Fig. 8 is the complete fault self-repair circuit system. At this
time, the RTC is a divider, and RBT is RTC. Compared with
Example 1, the XOR gate is not used.
The general conclusions can be stated as follows. For an n
input ports m output ports combinational circuit, the fault
input–output combinations needs to be conﬁrmed beforehand.
Next, the number of fault output ports should be conﬁrmed,
assuming its number is r (1 6 r 6 m). Eventually, the corre-
sponding RTC has n input ports and r output ports. The truth
table has such characteristics, the output value of corresponding
input combinations of fault circuit is 1, and other value is 0.
As sequential circuits have complex forms, the fault self-
repair strategy based on EHW and RBT which is proposed
in this paper has a limitation on scope. Different sequential
circuits will have different RTC, for example, RTC can be as
self-adaptive ﬁlter, an ampliﬁer, a convolution, a frequency-
divider and so on. If the self-repair target is frequency, RTC’s
function can be determined by the frequency division ratio. If
the self-repair target is amplifying circuit, then RTC is a mul-
tiplication, and only the ratios needs to be compensated.
3.3. RBT based fault self-repair strategy analysis
In order to balance the fault system response, the RTC needs
to be found through EHW technique, and the release of the
FPGA chip should evolve repairing function of the system
response. The origin of the important parameters is guaranteed
by EHW. At this time, EA can evolve whole original circuit
function, and also can evolve the fault circuit important
parameters.
Fig. 9 is the fault self-repair universal model based on EHW
and RBT. Circuit important node signals needs to be moni-
tored at any time. In Fig. 9, FPGA chips using as fault self-
repair are embedded in the important nodes, so fault self-
repair of the unit under test (UUT) can be achieved.
MUX1 and MUX2 have the following characteristics.
MUX1 can introduce input-signals to UUT and FPGA, and
can be arbitrarily on and off. MUX2 can introduce all the out-
put-signals of the UUT to the FPGA, and introduces the
FPGA output-signals to next level circuit, and can be arbi-
trarily on and off as well. Normally, the input-signals are input
UUT directly by MUX1, the output-signals of UUT is sent to
next level circuit by MUX2, the FPGA does not connect to the
entire circuit.
If the troubleshooting signal is a digital signal, it can be
directly connected to the FPGA chip. If the troubleshooting
fault signal is an analog signal, the A/D and D/A conversion
circuit are needed. The chip cannot be damaged.
EHW have two ways, including internal evolution and
external evolution. In this paper, the later is selected in the
EHW process.6,10,13–16Fig. 8 Fault self-repair circuit of Example 2 based on RBT.
Fig. 9 Universal model of fault self–repair based on RBT.
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in Fig. 9 are as follows:
Step 1. The UUT circuit is detected by built-in test (BIT)
circuits, and is diagnosed. If faults are not founded in the
UUT, in addition to continue BIT detection, other opera-
tion does not needs to do. If faults are founded in the
UUT, the faults information must be stored, BIT detection
must be executed, and Step 2 is executed.
Step 2. Faults information is be sent to PC by serial com-
munication, and then the EA program should be started
by control system of PC.
Step 3. External evolution is selected, and genetic algorithm
particle swarm optimization (GAPSO) is used.23–27 The
GAPSO operations are executed in EA, the individuals
are evaluated later.23–27 Repeat the above steps until the
EA stop conditions are satisﬁed. The optimum codes are
sent to FPGA by serial communication, FPGA is conﬁg-
ured by them. If evolution has reached the maximum num-
ber of iterations and it has not found the optimal circuit
coding, fault self-repair is announced failure.
Step 4. PC send the control data of MUX to the Lower
Computer by serial communication based on the fact self-
repair strategy. The MUX control instructions are executed
by lower computer, and MUX is controlled by lower com-
puter.3.4. Advantages of proposed fault self-repair strategy
The EHW and RBT fault self-repair strategy proposed in this
paper is different from traditional technique based on EHW.
The former just need evolve and repair the fault output-signals
instead of the whole fault circuit, while the latter needs to
evolve whole circuit.
On this basis, the evolution of the former circuit will be
smaller than the later. The rate of evolved circuit will be
directly affected by the scale of evolved circuit. If the evolved
circuit has greater scale, the number of evolution iterations will
be larger, and time will be longer.
The traditional fault self-repair method based on redun-
dant fault-tolerant technology is simple to implement, butthe cost is high. The method cannot be used in all plug-in
or component-level circuits to realize redundant backup,
which limits its application in self-repair. For example, triple
modular redundancy (TMR) is a traditional and classic
redundant fault-tolerant technology. If TMR is used in all
components of an electronic system, the hardware cost will
be increased. The weight and volume of electronic system
will be changed, which can directly affect and even limit
the use of electronic systems in some special environment.
Disadvantages above can be avoided by a novel fault
self-repair strategy proposed in this paper. Multiple UUTs
can be repaired by a same FPGA fabric, and different
RTC can be realized within one region of the reconﬁgurable
fabric. In other words, many redundancies based on TMR
can be replaced by amorphous PFGA resources. MUXs
can be designed in multiple circuit nodes, any digital signal
can be input FPGA through MUX. Multiple different fault
signals can be repaired by FPGA through using EHW and
RBT.
The proposed fault self-repair strategy has adopted inte-
grated design. The strategy needs to satisfy the circuit function
and self-repair ability. At the same time, signal access is real-
ized without interference through the MUX. The system will
be degraded when faults occur in the UUT. Yet ideally, normal
throughput will not be affected by the self-repair process. An
evolved circuit is conﬁgured on FPGA fabric, and the core
function is a MUX.
The reliability of the electronic system mainly includes the
durability, maintainability and reliability design.28,29 The
redundancy provision of conventional techniques relies on spa-
tial redundancy, such as TMR is realized by using the same cir-
cuit module at design-time. In contrast, the proposed fault self-
repair circuit system based on EHW and RBT belongs to a cat-
egory of run-time evolutionary approaches in the series system.
So the long term sustainability can be less than the traditional
one.
However, the core component of the fault self-repair
strategy proposed is FPGA, it has very high reliability.
FPGA is used as redundant hardware, and is also referred
to as the hardware platform of EHW. Thus the reliability
of the entire circuit system has been a little affected. The
proposed self-repair circuit is a new circuit design concept,
Fig. 10 Signal processing circuit of electronic system.
1216 J. Zhang et al.and it is able to reduce the burden of fault repair after-
wards. FPGA devices must go through production test
before leaving the factory, which includes whole nodes test
and 2000–3000 times conﬁgured program test. The overheat-
ing capability of FPGA can be less than application speciﬁc
integrated circuit (ASIC), so FPGA can be sought for high
reliability in complex harsh environment, such as universe,
abysmal sea and so on.
Of course, many research institutions are researching a
novel bionic hardware, which is more suitable for EHW. Their
reliability indexes will be strictly considered in the process of
designing novel bionic hardware.
The durability of proposed fault self-repair system is
enabled by the high reliability of FPGA fabrics. The
availability and maintainability of proposed fault self-repair
strategy are veriﬁed in Sections 5 and 6. It should be noted
that the use of FPGA may help improve the reliability of
electronic systems, especially for optimizing evolutionary
circuits. As to the circuit system, its normal work cannot
be affected by burrs and other adverse factors, and these
problems can be avoided by EA.
Because TMR has three identical redundant modules,
they are prone to so-called common mode failures (CMF)
under the condition of the same interference at the same
time, and CMF is addressed in many references. For
TMR design, once the circuit structure is ﬁxed, the design
cannot be changed. This is their biggest weakness. However,
in this paper, the proposed fault self-repair strategy can
overcome this shortcoming, which can directly repair the
fault signal based on RBT. Using the technique of EHW
can adaptively change the structure of RTC. For this rea-
son, the adaptability of proposed fault self-repair strategy
will be more sustainable to multiple faults than traditional
spatial redundancy designs.
4. Scopes of fault self-repair strategy based on EHW and RBT
Any method and theory has its applicable scope. The applica-
ble scopes of fault self-repair strategy based on EHW and RBT
are analyzed in this section.
In theory the following circuits can realize fault self-repair
based on EHW and RBT. Such as combinational circuits, fre-
quency division circuits, frequency multiplication circuits,
amplifying circuits, attenuation circuits, FFT computation, ﬁl-
ter and convolution.
Because of the limited capability and parameter restrictions
of FPGA, if RTC can be implemented in FPGA, faults can be
repaired in theory.
5. Instance simulation of fault self-repair associated with the
input-states based on EHW and RBT
5.1. Typical fault analyzed
Fig. 10 is the signal processing circuit of electronic system, and
it contains a 2-bit adder. Fig. 11 is adder fault self-repair cir-
cuit system design chart based on EHW and RBT.
In the process of working circuit, fault information is found
by BIT. When the inputs combination (A1, A2, B1, B2, cin) are
01001, the outputs combination (C1,C2) are 11, but the correct
outputs are 10. The fault only exists in C2.Adder circuit is integrated by a chip, and its output port C1
is wrapped with C2. If the original adder is evolved circuit, it
will spend much time. When the 2-bit adder is analyzed in
detail, we can ﬁnd that the C1 and C2 side are independent out-
puts. Output C2 will not be any affected by the output C1. So
the C1 column can be removed from evolved circuit truth table.
After the C1 column is deleted, the evolved truth table size will
be halved, and the convergence of the evolution speed can be
signiﬁcantly accelerated.
The fault self-repair technology based on EHW and RBT
will be compared with the traditional fault self-repair technol-
ogy based on EHW. The comparison of the simulation results
will be shown in Section 5.2.
5.2. Simulation experiment
In the simulation experiment, ternary chromosome coding
scheme is selected, 4 · 5 matrix is used as encoding size scale.
Genetic algorithm particle swarm optimization (GAPSO) is
as EA. Because the EA is not focused in this paper, GAPSO
is not researched in details.
In EA, the number of initial samples are N= 40, crossover
rate is pc = 0.95, mutation rate is pd = 0.05, crossover oper-
ator uses 2-points crossover, mutation operator uses 2-points
mutation. The inertia weight of GAPSO is expressed by Eq.
(4).
w ¼ 0:9 0:4t
tmax
ð4Þ
where t is current iteration numbers, tmax is maximum iteration
numbers. The best ﬁtness function is Eq. (5).
fitvalue ¼
X2n
i¼1
fitnumberi ð5Þ
where ﬁtvalue is best ﬁtness function, i is input combination
number of truth table (i 2 [1, 2n]), ﬁtnumberi is test value of
ith input combination (ﬁtnumberi 2 {0, 1}).
The best ﬁtness is ﬁtvalue = 32. 50000 times are set as the
maximum number of iterations (if the number of iteration are
set too large, evolution time would be extended directly). If
50000 times are reached, and the ﬁtness cannot be found, evo-
lution circuit failure can be declared.
Optimize strategy must be always used in EA, which means
that the logical unit consumption should maintain least level to
save hardware resource.
The results of the simulation experiment are shown in
Fig. 12. Evolvable iteration times are 8712 when evolved cir-
cuit is original adder. However, when evolved circuit is RTC,
evolvable iteration times are 3298. The best ﬁtness value, also
Fig. 11 Adder fault self-repair circuit system design.
Fig. 13 Relationship between best ﬁtness value and average
ﬁtness value.
Fig. 12 Two evolution iteration times contrast diagram of the
circuit.
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bers of iterations of comparative experiments are within
50000 times, which meet the requirements of the success
evolution.
The results of the simulation experiment show that the
RTC evolved is better than the original adder evolved. The
convergence can be achieved rapidly, target circuit can be
found and fault self-repair can be realized. The main reason
is that truth table scale of adder is twice the size of RTC in
the process of evolution computation. Because GAPSO is
adopted, the best ﬁtness value reaches ﬁtvalue = 31 soon.
But in the end, from 31 to 32, the original adder need more
than 6000 times iterative evolution, but the RTC only need
about 2000 times iterative evolution.
In the process of evolving circuit, the differences between
best ﬁtness value and average ﬁtness value are researched.
Here the RTC evolved is taken as an example. The perfor-
mance of GAPSO is reﬂected in Fig. 13. Average ﬁtness value
rises quickly before 850 generations. The rising speed of aver-
age ﬁtness value is reduced, and the rising tend becomes very
slow in 3000 generations. However, it is monotonically increas-
ing, and it has been close to last best ﬁtness value. Moreover,
the best ﬁtness value reaches 31 in 324th generation. But the
last best ﬁtness value is obtained in 3298th generation, and it
is 32.After evolution convergence speed is judged, hardware
resource consumption will be analyzed. Xilinx ISE Design
Suite 12.2 is adopted, the chip model is 3s250etq144-5, and
the comparing results are shown in Table 3. We can see clearly
from the Table 3, hardware resources of RTC are saved than
original adder, which is mainly reﬂected in the assessment of
input output block (IOB), look-up-table (LUT) and Slice.
Finally, the best encoding matrix is shown below
E ¼
2 2 2 2 2
0 1 0 0 1
2 2 2 2 2
2 2 2 2 2
2
6664
3
7775 ð6Þ
The corresponding binary ﬁxed-length chromosome encod-
ing is:0000000000011001011000000000000000000000. The
evolution of its corresponding circuit (RTC) is shown in
Fig. 14.
The RTC should integrate into the original fault circuit
based on RBT, so that RBT circuit system can be formed.
Fig. 15 is the RBT circuit system, the fault output C2 can be
self-repaired through the RTC, and the correct output-signals
can be gotten.
Fig. 16 is the RBT circuit system function simulation wave-
form of 2-bit adder with single fault, we can get conclusion
Fig. 14 Result of evolution RTC.
Fig. 15 RBT circuit system of 2-bit Adder with single fault.
Fig. 17 Path of fault self-repair circuit signal ﬂow.
Table 3 Table of hardware resource impropriation for two kinds evolvable circuits.
Parameter Evolvable ways Used Available Utilization (%)
Number of slices Original adder 3 2448 0.1
RTC 1 2448 0
Number of 4 input LUTs Original adder 5 4896 0.1
RTC 1 4896 0
Number of bonded IOBs Original adder 7 108 6.5
RTC 6 108 5.5
1218 J. Zhang et al.clearly as follows from the ﬁgure. Only when the input signal
(A1, A2, B1, B2, cin) is 01001, the rtc_C2 is ‘‘1’’, the rest time
is ‘‘0’’. rbt_C2 and fault_C2 have opposite level only. In other
words, fault_C2 = 0, rbt_C2 = 1. Through the Eq. (3), Eq. (7)
can be gotten as follows.
Where rtc_C2 is output signal of RTC, and it is rtc_C2 of
Fig. 15. rbc_C2 is output signal of RBT, and it is C2 of
Fig. 15. fault_C2 is fault circuit output signal.
rbt C2 ¼ fault C2  rtc C2 ð7Þ
Because RBT circuit system model is adopted at this time,
the Eq. (7) is used, rbt_C2 is 1, and the output of the result is
constant ‘‘1’’. The paths of fault self-repair circuit signal ﬂows
are shown in Fig. 17.Fig. 16 RBT circuit system function simulatioThrough the analysis of the function simulation diagram,
the effectiveness and superiority of fault self-repair based on
EHW and RBT is proved.
When faced with multiple faults, the fault self-repair strat-
egy based on EHW and RBT is still valid. Only the size of the
code needs to be increased, the EA convergence speed will be
affected directly by the increasing code size.
6. Instance simulation of fault self-repair regardless of input-
states based on EHW and RBT
Not all faults in electronic system can be repaired by introduc-
ing input-states by using the Eq. (3). For example, when the
electronic systems are affected by complex electromagnetic
environment, the interference signal is stringed into signal
path, or the signal amplitude becomes lower or higher, or
the analog signal phase is not correct, or the output signal fre-
quency is not accurate, and so on. These faults can be self-
repaired by using the irrelevant input-states fault self-repair
strategy.
6.1. Typical fault analysis
In a complex electronic device, there are multiple clock signals
when it works normally. The major clock signals are 12, 6 and
0.6 MHz, which are got by reshaping and frequency dividing.n waveform of 2-bit adder with single fault.
Fig. 18 Clock signal circuit fault self-repair circuit system design chart.
Fig. 19 Circuit conﬁguration of C17.
Fig. 20 Circuit of C17.
Table 4 Code table of basic logic units.
Logic Code
AND 1
OR 2
NOT 3
XOR 4
NAND 5
XNOR 6
NOR 7
D Flip-ﬂop 8
NULL 0
Fault self-repair strategy based on evolvable hardware and reparation balance technology 1219Fig. 18 is design chart of fault self-repair circuit system for
the clock signal circuit. All three clock signals are tested by
BIT. By counting the clock pulses and comparing the count
result with truth value, it can determine whether faults are
existed.
0.6, 6 and 12 MHz clock signals are generated from the
same complex programmable logic device (CPLD) chip, which
may appear various faults. There is a case when 0.6 MHz clock
signal can’t be counted correctly, but 6 and 12 MHz clock
signals are normal. The reason may be that CPLD logic units
are affected by ray, or 0.6 MHz clock signal output pin
appears virtual weld.
6.2. Encoding strategy and the selection of EA
LUT is look-up-table, it is important component of FPGA.
Arbitrary 4-input circuits can be realized by a LUT. In order
to demonstrate encode strategy visually, the 4-input LUT is
replaced by 2-input LUT, as it shows in Fig. 19. Taking C17
of ISCAS ‘85 standard circuit is as an example, and Fig. 20
is the circuit of C17.
Each logical block is designed to realize 2-input-1-output
logic. All possible combinations of two inputs needs to be
encoded. Here the decimal coding is adopted, and the encoding
results are shown in Table 4. Therein the logical block without
any function is respected by NULL.
There are ﬁve coordinate codes in the logical block. The
ﬁrst and second coordinate codes represent the ﬁrst input,
while the second input is represented by third and forth coor-
dinate codes. Logic is represented by the ﬁfth coordinate code.For example, module of second row second column is
encoded in Fig. 19. It has two input ports. The ﬁrst input -sig-
nal comes from ﬁrst row second column output-signal, so the
code is ‘‘12’’. The second input-signal comes from the output
signal of second row third column, so the code is ‘‘23’’.
Because this module’s function is NAND, so the code is ‘‘5’’,
it can be referred in Table 4. So this module’s code is ‘‘12235’’.
Each module is encoded in the same way, each column
module code forms a matrix codes, examples will be shown
as follows.
Fault self-repair has to abide the following rules.
Deﬁnition 1. The unused module is dormancy module (redun-
dant module).
Since dormancy modules have not been applied, the logic
code is ‘‘0’’. Two inputs have no input-signals, so the
Table 5 Statistics of the evolution results of 10-frequency-
divider.
Serial number Number
of evolution
iterations
D Flip-ﬂop
used
Number of
basic logic
unit used
Slices used
1 253 5 1 3
2 262 6 3 3
3 243 5 5 3
4 249 8 1 4
5 271 5 3 3
6 239 9 2 4
7 242 11 3 6
8 265 7 5 4
1220 J. Zhang et al.inputs-signal coordinate codes are ‘‘0000’’. The ﬁnal dormancy
module code is 00000.
Deﬁnition 2. Every column is treated as a layer, and the input
layer is not included in the logic array code. Hj is j+ 1 th layer
code. The original input-signal is ﬁrst layer code. For example,
the logic array scale of Fig. 19 is 4 · 5, it has a total of ﬁve lay-
ers, which are shown as follows:
H1 ¼
1 1 1 3 5
0 0 0 0 0
1 3 1 4 5
0 0 0 0 0
2
6664
3
7775;H2 ¼
0 0 0 0 0
1 2 2 3 5
0 0 0 0 0
2 3 1 5 5
2
6664
3
7775;
H3 ¼
2 1 3 2 5
0 0 0 0 0
3 2 3 4 5
0 0 0 0 0
2
6664
3
7775;H4 ¼
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
2
6664
3
7775;
H5 ¼
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
2
6664
3
7775
Deﬁnition 3. If the input coordinates do not exist in upper
layer, it is an illegal individual. Because the goal of evolution
circuit belongs to sequential circuits, ðuþ kÞ  ES is adopted.
Since it is a relatively mature study,30 this paper does not study
it in detail.Table 6 Hardware consumption of 10 division frequency
divider.
Parameter Used Available
Number of Slices 3 2448
Number of Slice ﬂip ﬂops 5 4896
Number of 4 input LUTs 1 4896
Number of bonded IOBs 2 1086.3. Simulation experiment
Here we assume there is a fault in 0.6 MHz clock signal, and it
has been detected by BIT. The preferred solution is that
6 MHz is divided by two-frequency-divider. At this time, the
size of the chromosome initialization is: 3 · 5 · 12 · 6,
3 · 5 · 12 is a chromosome code, u is 6, k is 4, so uþ k ¼ 10.
Where u is the number of parent-individual, k is the number
of offspring-individual.Fig. 21 Target c
Fig. 22 Function simulation ﬁgureFixed mutation rate pd = 0.05 is used in ðuþ kÞ  ES; the
illegal mutated individuals must be cleared in the variation
process.
Evolved circuit function veriﬁcation is required in the pro-
cess of EHW, the available logical unit must be counted, and
the purpose is to make use of minimum hardware resource
consumption. The evolution experiments are carried out eight
times under the same conditions, evolution results are shown
in Table 5.
The average number of iterations of eight experiments are
253 times, the optimal target circuit evolved (less hardware
resources) only uses one gate and ﬁve D Flip-ﬂops. Threeircuit evolved.
of 10 division frequency-divider.
(a) One target circuit. 
(b) Another target circuit 
Fig. 23 Two kinds target circuit meeting the requirements.
Fig. 24 Path of fault self-repair circuit signal ﬂow.
Fault self-repair strategy based on evolvable hardware and reparation balance technology 1221Slices of the FPGA are used, with a range from 6th layer to
12th, the corresponding code are shown as follows:
H6 ¼ H7 ¼ H8 ¼ H9 ¼ H10 ¼ H11 ¼ H12 ¼
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
2
64
3
75
Codes from the ﬁrst to the ﬁfth layer are arranged as
follows:
H1 ¼
2 2 1 1 8
6 1 0 0 3
0 0 0 0 0
2
64
3
75; H2 ¼
2 1 1 1 8
0 0 0 0 0
0 0 0 0 0
2
64
3
75;
H3 ¼
3 1 1 1 8
0 0 0 0 0
0 0 0 0 0
2
64
3
75; H4 ¼
4 1 1 1 8
0 0 0 0 0
0 0 0 0 0
2
64
3
75;
H5 ¼
5 1 1 1 8
0 0 0 0 0
0 0 0 0 0
2
64
3
75
The above optimal circuit code is decoded, and the actual
circuit can be gotten in Fig. 21.
The function simulation of above circuit is shown in
Fig. 22. 6 MHz clock signal period is 0.167 l s, which is pro-
cessed by the evolved circuit. We can see from Fig. 22, the out-
put electronic level is reversed after ﬁve rising edges. The
results have been repeated. CLK_6 MHz clock signal is
divided into CLK_OUT signal, the periodic of CLK_OUT sig-
nal is 1.67 l s.
Five D ﬂip-ﬂops and one gate are used in 10-frequency-divi-
der, and two IOB ports are used. The detailed hardware
resources consumption is shown in Table 6.
Through evolution, there are many target circuit can be
found without restricted condition of least hardware resources.
The circuit will still be more than one, but they have different
circuit codes. Although these circuits have different structures,
they can accomplish the same function and consume equal
hardware resources.
Fig. 23 also show two different target circuits which also
meet the requirements.The paths of fault self-repair circuit signal ﬂows are shown
in Fig. 24.
After the above evolution process, we can get a 10-fre-
quency-divider circuit, which can realize the frequency division
of 6 MHz clock signal, and get 0.6 MHz clock signal. Fault
self-repair have been realized. The feasibility of fault self-repair
strategy based on EHW and RBT is proved. The general fault
self-repair scopes based on EHW are expanded. It has impor-
tant value of engineering application.
7. Conclusions
(1) Compared with the general fault self-repair technology
based on redundant fault-tolerant and EHW technol-
ogy, a new fault self-repair strategy based on EHW
and RBT was proposed in this paper. When this technol-
ogy is used, there is not need to evolve the whole fault
circuit, and only a RTC needed to be designed, and
the fault signal can be balanced and the target output
signal can be obtained.
(2) The general model of proposed fault self-repair strategy
based on EHW and RBT was analyzed, the fault self-
repair circuit system is designed, and the application
scopes of the strategy are analyzed. Through typical
faults simulation experiments, the feasibility and superi-
ority of the proposed fault self-repair evolution strategy
are proved.
(3) The proposed fault self-repair strategy can reduce the
hardware resources consumption shorten the fault self-
repair time, and expand the scopes of fault self-repair.
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